

S/N 10/716,953

Page 6

CISCO-8481

REMARKS

Status of the Application:

Claims 1-6, 24-29, and 40 are the claims of record after a first preliminary amendment filed with the present application. No office action on the merits has yet been received. However, the claims of record are those claims of the Parent Application (U.S. patent application 09/877,398, now U.S. Patent 6,665,339) that were rejected in an office action dated June 4, 2003.

Amendments to the Claims

The claims were amended to correct minor typographical errors. These amendments are unrelated to any issues of patentability that arose in any office action of this or of the Parent Application.

Rejection of the Claims under 35 USC 102:

In the office action of June 4, 2003 of Parent Application 09/877,398, Claims 1-6, 8, 24, 25-29, 40 were rejected under 35 U.S.C. 102(b) as being anticipated by Fleming et al. (US 5,748,891, hereinafter Fleming.)

In regard to claim 1 (and also claims 3, 24, 26, 40), the examiner asserted that Fleming in FIG. 1 discloses an integrated circuit, with a first subcircuit being Fleming's 117; a second subcircuit being Fleming's 118; and a bias current supply (Fleming's 119) which is included in the device and couple to the first and second sub-circuits. The examiner asserted that the bias current supply (Fleming's 119) includes a first bias circuit (Fleming's RxPower) coupled to and to supply bias current to the first subcircuit. The examiner also asserted that first bias circuit inherently includes a switch to control the power therein.

Applicants respectfully disagree with the examiner's characterization of Fleming, and that Fleming discloses the bias supply of claims 1.

Fleming's 117 is a receiver code-sequence generator 117, Fleming's 118 is a transmitter code-sequence generator 118, and Fleming's 119 is a low-frequency real time clock 119. Fleming's 117, 118, and 119 are described in col. 23, lines 4-30 that describes FIG. 1.

Fleming's unit 119 is not a bias supply

The examiner asserts Fleming's unit 119 is a bias supply. As described in the above Fleming paragraph that describes FIG. 1, and also, e.g., in col. 15, lines 23-25, 119 is not a bias supply but . "the low-frequency clock 119 is separated into a CMOS S3 stage and an S2 stage." One of its purposes is to save power, as explained in col. 15, lines 26-41 of Fleming:

BEST AVAILABLE COPY

S/N 10/716,953

Page 7

CISCO-8481

"... If power consumption is to be minimized, the timebase has a counter for the most-significant bits in the processor 140, the low-frequency clock 119 has a CMOS S3 stage for the next most-significant bits and the S2 stage for the next most-significant bits is separated into a low-noise S2B stage which is active during transmission and reception events and a CMOS S2A stage which is active between transmission and reception events. The detailed description below corresponds to the preferred embodiment of FIG. 24e which is designed to minimize power consumption. "

However, rather than supply bias current to circuits, as does Applicant's claim 1's bias supply, Fleming's 119 does not teach a bias supply coupled to the first and second subcircuits, but rather a clock circuit that provides *logic* signals to turn on or off different circuits.

RxPower is a logic signal provided by Fleming's clock 119

The operation of the output RxPower of the clock 119 (and of output TxPower) is described in the paragraph starting col. 24, lines 8-44. For convenience, part of this part of Fleming is repeated here:

... The reception triggering circuitry and the transmission triggering circuitry are enabled by signals from the Output1 and Output2 terminals of the processor 140, which are directed via lines 152 and 153 to the S4RxTrig and S4TxTrig inputs of the low-frequency clock 119, respectively. When the time of a transmission event is reached to the accuracy of the S3 counter in the low-frequency clock 119, the transmission triggering circuitry of the S2 stage is activated, and the power of the transmitter code-sequence generator 118 and the transmitter antenna driver 116 is turned on by signals to their TxPower inputs from the TxPower output of the low-frequency clock 119 via a transmission enable line 138. Because the TxPower output from the S3 stage is asserted prior to the triggering of the S2 stage and the stages in the high-frequency real time clock 120, this provides the transmitter code-sequence generator 118 and the transmitter antenna driver 116 circuits time to stabilize before beginning a transmission event. Similarly, when the time of a reception event is reached to the accuracy of the S3 counter in the low-frequency clock 119, the reception triggering circuitry of the S2 stage is activated, and the power to the receiver code-sequence generator 117 is turned on by a signal to its RxPower input from the RxPower output of the low-frequency clock 119 via a reception enable line 155. Because the RxPower output from the S3 stage is asserted prior to the triggering of the S2 stage and the stages in the high-frequency real time clock 120, this provides the receiver code-sequence generator 117 time to stabilize before beginning a reception event.

Thus, RxPower is a *logic signal*, not a modulated bias supply as in applicant's claim 1. Fleming describes the signal being "asserted," i.e., turned to logic ON or logical OFF at a particular time to selectively turn circuits on and off. That this is a logic signal is not only evident from the use of the signal being "asserted" but also from its being sent via a

BEST AVAILABLE COPY

S/N 10/716,953

Page 8

CISCO-8481

"reception enable line 155." In particular, RxPower is a signal asserted from the clock 119 and applied to the receive code sequence generator 117 to turn it on. The timer 119 assures that the RxPower logic signal output from the S3 stage is asserted prior to the triggering of the S2 stage and the stages in the high-frequency real time clock 120, *this provides the receiver code-sequence generator 117 time to stabilize before beginning a reception event.* Note that there similarly is a TxPower logic signal output by the clock 119 via a "enable line 138", and when asserted, used to turn the transmitter code sequence generator 118 and the transmitter antenna driver 116 on at particular times. The timer 119 assures that the TxPower output from the S3 stage is asserted prior to the triggering of the S2 stage and the stages in the high-frequency real time clock 120. *This provides the transmitter code-sequence generator 118 and the transmitter antenna driver 116 circuits time to stabilize before beginning a transmission event.*

There is no modulation of bias current in Fleming

As argued above, the examiner has erroneously asserted that logic signals from a timer used to turn components on at times sufficient to enable those elements to stabilize, disclose a feature of Applicants' invention, which includes in claim 1 "a first current modulator having a first switch input to control the rate of change of supplied bias current." A key aspect of the present invention is controlling the rate of change of supplied bias current during switching a circuit on or off.

Note that the only mention of "bias" in Fleming is in the sense of bias to a clock. This is different from providing electric bias current to a transistor circuit. See Fleming, col. 2, lines 33-38:

Each satellite transmits the position of the satellite in space, and highly accurate time information derived from an onboard atomic clock. The user's position and the bias of the user's clock are determined by measuring the time for propagation of the signals from the satellites to the user.

There is no way one in the art would understand this to mean the bias current supply provided to a transistor circuit. This further is unrelated to the operation of the circuits 117, 118, and 119 cited by the examiner.

Thus, the examiner has failed to show that each of the features of Applicants' independent claims are taught or suggested by the cited prior art. The rejection of claim 1 is believed to be in error, and claim 1 is allowable over Fleming.

Independent claims 3, 24, 26 also each comprises a bias current supply that includes a current modulator to control the rate of change of supplied bias current. As argued above, these features are not disclosed in Fleming. Independent claim 40 is a method of providing bias current, including controlling the rate of change of supplied bias current. As argued above, this is not disclosed or suggested in Fleming.

Thus, the examiner has failed to show that each of the features of Applicants' independent claims are taught or suggested by the cited prior art. All the independent claims are allowable over Fleming.

BEST AVAILABLE COPY

S/N 10/716,953

Page 9

CISCO-8481

The remaining claims are all dependent, and are therefore also believed allowable over Fleming.

Allowance of all the claims is respectfully requested.

Conclusion

Claims 1-6, 24-29, and 40 are the claims of record and as argued above are believed allowable over the cited prior art. Allowance of all the claims is respectfully requested.

If the Examiner has any questions or comments that would advance the prosecution and allowance of this application, an email message to the undersigned at dov@inventek.com, or a telephone call to the undersigned at +1-510-547-3378 is requested.

Respectfully Submitted,

Apr. 16, 2004

Date



Dov Rosenfeld, Reg. No. 38687

Address for correspondence:

Dov Rosenfeld
5507 College Avenue, Suite 2,
Oakland, CA 94618
Tel. +1-510-547-3378
Fax: +1-510-291-2985
Email: dov@inventek.com

BEST AVAILABLE COPY